Skip to content

Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]

License

Notifications You must be signed in to change notification settings

mediaic/MSoC-HLS

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

16 Commits
 
 
 
 
 
 
 
 

Repository files navigation

MSoC-HLS


Logo

MSoC-Application Acceleration with High-Level-Synthesis

Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]

Table of Contents
  1. About This Project
  2. Final Projects
  3. List of Improved Existing Projects
  4. Directory Structure

About This Project

The project is a collection of final projects of the course EEE5029 "MSoC-Application Acceleration with High-Level-Synthesis" taught in the National Taiwan University Electrical Engineering Department. The section of "List of Improved Existing Projects" is a collection of students' self-paced projects. It improves on the existing open-source code.

Note: The platform used by the projects, include PYNQ-Z2, and Xilinx U50.

Final Projects

Topics Authors Slides
Reconstruction of Compressively Sensed Diagnostic Images Using HLS Solution Ting-Yang Chen, Yu-Cheng Lin, I-Hsuan Liu link
High level synthesis for Image Deblurring Processor 楊智翔, 舒泓諭, 董濟昀 link
Accelerate calculation of mel-frequency cepstral coefficients by HLS 林承德, 張俊堉, 蔡孟桓 link
Real-time 3D Rendering team4 link
BNN – Binarized CNN 陳昱愷, 楊凱翔, 孫名志 link
Feature-Based Image Morphing Accelerator on PYNQ Tang Lee, I-Ting Lin, Cheng-Yan Du link
Coherent Plane-Wave Compounding using Delay-and-Sum Beamforming for Ultrasound B-mode Imaging on PYNQ Yi-Lin Lo, Chen-Chien Kao, Yu-Chi Lee link
Object detection accelerator in Xilinx PYNQ-z2 林哲嶔, 劉子傑, 黃紹軒 link
Digital Annealer Cheng-Han Hsieh, Ting-Yi Wu link
High Level Synthesis (HLS) and RTL Implementation in Pair-HMM Algorithm for Sequencing Data Analysis Yi-Chung Wu, Yi-Yen Hsieh, Chung-Hsuan Yang link
Image Stitching System Based on ORB Feature team13 link
Heston Implementation for Zynq with Vivado HLS 陳柏帆, 張問寬 link
Gesture Recognition 張立昇, 蕭育任, 陳祈瑋 link
Key-enabled Secure Access and Execution Environment for Vehicles (KSAE) 王佐育, 葛顯峯, 石文緯 link
Signal filtering using Fractional Fourier Transform team17 link
Deep Learning Inference Accelerator with CNNIOT team18 link
YOLO:You Only Look Once You-Huei Chen, Lian-Fu Shen, Bo-An Chen link
Face Detection 林書辰, 徐觀, 劉家甫 link
Hyperspectral Unmixing Yu-Chen Lo, Yu-Hsuan Tsai, Luen-Ming Shen link

List of Improved Existing Projects

[pp4fpga] original project, from Kastnter pp4fpga text book

FIR

CORDIC

DFT

Sparse Matrix Vector

Matrix Multiplication

Prefix Sum and Histogram

[XAPP] original project, from Xilinx Application Note

[cornell] original project, from Cornell - ECE5775

[xhls] original project, from Xilinx HLx Example

Vision - img_histEq

Vision - mpeg_forward

fir_example

fp_pid_contr (xapp1163)

reed_solomon_erasure(xapp1273)

atan2_cordic

fp_accum

sqrt_cordic

Squared_difference_accumulate

[xdesign] original project, from Xilinx HLS Design Examples

2D_convolution_with_linebuffer

dataflow_stable_content

linear_algebra

memory_porting_and_ii

[vitis] original project, from Xilinx Vitis Tutorial

Directory Structure

	
  |   README.md
  \---final-project
      \---repositories
          \---* (cloned repositories)
              .
              .
              .
      \---slides
          *.pptx
              .
              .
              .
  \---images
      logo.jpg
			

About

Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published