Skip to content

Commit

Permalink
vcs: fix including generated vsrc (#282)
Browse files Browse the repository at this point in the history
In vcs, -y only used for missing modules, +incdir is used for file
include. And +incdir is also support by verilator
  • Loading branch information
klin02 authored Feb 4, 2024
1 parent 05c0eeb commit be42842
Showing 1 changed file with 3 additions and 1 deletion.
4 changes: 3 additions & 1 deletion vcs.mk
Original file line number Diff line number Diff line change
Expand Up @@ -75,7 +75,9 @@ VCS_FLAGS += +define+UNIT_DELAY +define+no_warning
# C++ flags
VCS_FLAGS += -CFLAGS "$(VCS_CXXFLAGS)" -LDFLAGS "$(VCS_LDFLAGS)"
# search build for other missing verilog files
VCS_FLAGS += -y $(RTL_DIR) -y $(GEN_VSRC_DIR) +libext+.v
VCS_FLAGS += -y $(RTL_DIR) +libext+.v
# search generated-src for verilog included files
VCS_FLAGS += +incdir+$(GEN_VSRC_DIR)
# enable fsdb dump
VCS_FLAGS += $(EXTRA)

Expand Down

0 comments on commit be42842

Please sign in to comment.