Skip to content
View Eloquencere's full-sized avatar
🗡️
Vanquishing Bugs!!!
🗡️
Vanquishing Bugs!!!
8 followers · 7 following

Achievements

Achievement: Pull Shark

Achievements

Achievement: Pull Shark

Highlights

  • Pro

Block or report Eloquencere

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Eloquencere/README.md

Hi !👋 My name is Sriranga

Hardware, Embedded Designer

My passion is to design optimised hardware for a specific purpose.

  • 🧠  I'm learning SystemVerilog and System Design

Skills

Verilog SystemVerilog

C C++

Python MATLAB Bash

TypeScript HTML5 CSS3 MySQL

Socials

Collaborated Repositories

Pinned Loading

  1. Adder-Designs Adder-Designs Public

    Designs covering different types of digital adder topologies

    SystemVerilog 2

  2. Custom-Keyboard Custom-Keyboard Public

    SystemVerilog

  3. Beginner-FPGA Beginner-FPGA Public

    Simple synthesizable codes that can run on an FPGA

    Tcl

  4. Digital-Design-Algorithms Digital-Design-Algorithms Public

    An effort to implement the most used algorithms used in Digital Design

    Python

  5. spacebiz24/SystemVerilog-Basics spacebiz24/SystemVerilog-Basics Public

    SystemVerilog 1

  6. spacebiz24/x86-Basics spacebiz24/x86-Basics Public

    Assembly 1