- I am currently working on CPU micro‑architecture, mainly focus on the design of the load store unit (LSU)
- Used to be the maintainer of XiangShan processor's load store unit (LSU)
- Fan of Falcom 軌跡 Series and Genshin Impact 🌟
Highlights
- Pro
Pinned Loading
-
OpenXiangShan/XiangShan
OpenXiangShan/XiangShan PublicOpen-source high-performance RISC-V processor
-
OpenXiangShan/difftest
OpenXiangShan/difftest PublicModern co-simulation framework for RISC-V CPUs
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.