-
Notifications
You must be signed in to change notification settings - Fork 0
/
divider.sim.rpt
261 lines (235 loc) · 19.4 KB
/
divider.sim.rpt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
Simulator report for divider
Fri Apr 14 12:17:39 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Simulator Summary
3. Simulator Settings
4. Simulation Waveforms
5. Coverage Summary
6. Complete 1/0-Value Coverage
7. Missing 1-Value Coverage
8. Missing 0-Value Coverage
9. Simulator INI Usage
10. Simulator Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+-------------------------------------------------+
; Simulator Summary ;
+-----------------------------+-------------------+
; Type ; Value ;
+-----------------------------+-------------------+
; Simulation Start Time ; 0 ps ;
; Simulation End Time ; 1.0 s ;
; Simulation Netlist Size ; 58 nodes ;
; Simulation Coverage ; 55.17 % ;
; Total Number of Transitions ; 520 ;
; Simulation Breakpoints ; 0 ;
; Family ; Stratix II GX ;
; Device ; EP2SGX130GF1508C3 ;
+-----------------------------+-------------------+
+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option ; Setting ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode ; Timing ; Timing ;
; Start time ; 0 ns ; 0 ns ;
; Simulation results format ; CVWF ; ;
; Add pins automatically to simulation output waveforms ; On ; On ;
; Check outputs ; Off ; Off ;
; Report simulation coverage ; On ; On ;
; Display complete 1/0 value coverage report ; On ; On ;
; Display missing 1-value coverage report ; On ; On ;
; Display missing 0-value coverage report ; On ; On ;
; Detect setup and hold time violations ; Off ; Off ;
; Detect glitches ; Off ; Off ;
; Disable timing delays in Timing Simulation ; Off ; Off ;
; Generate Signal Activity File ; Off ; Off ;
; Generate VCD File for PowerPlay Power Analyzer ; Off ; Off ;
; Group bus channels in simulation results ; Off ; Off ;
; Preserve fewer signal transitions to reduce memory requirements ; On ; On ;
; Trigger vector comparison with the specified mode ; INPUT_EDGE ; INPUT_EDGE ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off ; Off ;
; Overwrite Waveform Inputs With Simulation Outputs ; Off ; ;
; Perform Glitch Filtering in Timing Simulation ; Auto ; Auto ;
+--------------------------------------------------------------------------------------------+------------+---------------+
+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.
+--------------------------------------------------------------------+
; Coverage Summary ;
+-----------------------------------------------------+--------------+
; Type ; Value ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage ; 55.17 % ;
; Total nodes checked ; 58 ;
; Total output ports checked ; 58 ;
; Total output ports with complete 1/0-value coverage ; 32 ;
; Total output ports with no 1/0-value coverage ; 13 ;
; Total output ports with no 1-value coverage ; 21 ;
; Total output ports with no 0-value coverage ; 18 ;
+-----------------------------------------------------+--------------+
The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage ;
+---------------------------------------+---------------------------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+---------------------------------------+---------------------------------------+------------------+
; |divider|74175:inst|16 ; |divider|74175:inst|16 ; regout ;
; |divider|74175:inst|14 ; |divider|74175:inst|14 ; regout ;
; |divider|74175:inst|13 ; |divider|74175:inst|13 ; regout ;
; |divider|74161:inst2|f74161:sub|9 ; |divider|74161:inst2|f74161:sub|9 ; regout ;
; |divider|inst37~0 ; |divider|inst37~0 ; combout ;
; |divider|74161:inst2|f74161:sub|87 ; |divider|74161:inst2|f74161:sub|87 ; regout ;
; |divider|inst36~0 ; |divider|inst36~0 ; combout ;
; |divider|inst35~0 ; |divider|inst35~0 ; combout ;
; |divider|inst18 ; |divider|inst18 ; combout ;
; |divider|inst19 ; |divider|inst19 ; combout ;
; |divider|1D~0 ; |divider|1D~0 ; combout ;
; |divider|2D~0 ; |divider|2D~0 ; combout ;
; |divider|74283:inst1|f74283:sub|105~0 ; |divider|74283:inst1|f74283:sub|105~0 ; combout ;
; |divider|3D~0 ; |divider|3D~0 ; combout ;
; |divider|74283:inst1|f74283:sub|82~0 ; |divider|74283:inst1|f74283:sub|82~0 ; combout ;
; |divider|4D~0 ; |divider|4D~0 ; combout ;
; |divider|inst13 ; |divider|inst13 ; combout ;
; |divider|74283:inst26|f74283:sub|79 ; |divider|74283:inst26|f74283:sub|79 ; combout ;
; |divider|inst22~1 ; |divider|inst22~1 ; combout ;
; |divider|74161:inst2|f74161:sub|9~0 ; |divider|74161:inst2|f74161:sub|9~0 ; combout ;
; |divider|Y1 ; |divider|Y1 ; padio ;
; |divider|Y3 ; |divider|Y3 ; padio ;
; |divider|Y4 ; |divider|Y4 ; padio ;
; |divider|pin_name13 ; |divider|pin_name13 ; padio ;
; |divider|S1 ; |divider|S1 ; padio ;
; |divider|S2 ; |divider|S2 ; padio ;
; |divider|S3 ; |divider|S3 ; padio ;
; |divider|B41 ; |divider|B41 ; padio ;
; |divider|B31 ; |divider|B31 ; padio ;
; |divider|BI8 ; |divider|BI8 ; padio ;
; |divider|clk ; |divider|clk~corein ; combout ;
; |divider|inst13~clkctrl ; |divider|inst13~clkctrl ; outclk ;
+---------------------------------------+---------------------------------------+------------------+
The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage ;
+----------------------------------------+----------------------------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+----------------------------------------+----------------------------------------+------------------+
; |divider|7485:inst32|f7485:sub|113~0 ; |divider|7485:inst32|f7485:sub|113~0 ; combout ;
; |divider|7485:inst32|f7485:sub|111~0 ; |divider|7485:inst32|f7485:sub|111~0 ; combout ;
; |divider|74161:inst2|f74161:sub|110 ; |divider|74161:inst2|f74161:sub|110 ; regout ;
; |divider|74283:inst26|f74283:sub|106~0 ; |divider|74283:inst26|f74283:sub|106~0 ; combout ;
; |divider|inst34~0 ; |divider|inst34~0 ; combout ;
; |divider|inst20 ; |divider|inst20 ; combout ;
; |divider|inst21 ; |divider|inst21 ; combout ;
; |divider|74161:inst2|f74161:sub|110~0 ; |divider|74161:inst2|f74161:sub|110~0 ; combout ;
; |divider|S4 ; |divider|S4 ; padio ;
; |divider|B21 ; |divider|B21 ; padio ;
; |divider|B11 ; |divider|B11 ; padio ;
; |divider|B3 ; |divider|B3~corein ; combout ;
; |divider|B4 ; |divider|B4~corein ; combout ;
; |divider|B1 ; |divider|B1~corein ; combout ;
; |divider|B2 ; |divider|B2~corein ; combout ;
; |divider|EN ; |divider|EN~corein ; combout ;
; |divider|A1 ; |divider|A1~corein ; combout ;
; |divider|A2 ; |divider|A2~corein ; combout ;
; |divider|A3 ; |divider|A3~corein ; combout ;
; |divider|A4 ; |divider|A4~corein ; combout ;
; |divider|EN24 ; |divider|EN24~corein ; combout ;
+----------------------------------------+----------------------------------------+------------------+
The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage ;
+--------------------------------------+--------------------------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+--------------------------------------+--------------------------------------+------------------+
; |divider|74175:inst|15 ; |divider|74175:inst|15 ; regout ;
; |divider|7485:inst32|f7485:sub|111~0 ; |divider|7485:inst32|f7485:sub|111~0 ; combout ;
; |divider|74161:inst2|f74161:sub|99 ; |divider|74161:inst2|f74161:sub|99 ; regout ;
; |divider|inst20 ; |divider|inst20 ; combout ;
; |divider|inst21 ; |divider|inst21 ; combout ;
; |divider|7485:inst32|f7485:sub|84 ; |divider|7485:inst32|f7485:sub|84 ; combout ;
; |divider|74161:inst2|f74161:sub|99~0 ; |divider|74161:inst2|f74161:sub|99~0 ; combout ;
; |divider|Y2 ; |divider|Y2 ; padio ;
; |divider|B21 ; |divider|B21 ; padio ;
; |divider|B11 ; |divider|B11 ; padio ;
; |divider|B3 ; |divider|B3~corein ; combout ;
; |divider|B4 ; |divider|B4~corein ; combout ;
; |divider|B1 ; |divider|B1~corein ; combout ;
; |divider|B2 ; |divider|B2~corein ; combout ;
; |divider|A1 ; |divider|A1~corein ; combout ;
; |divider|A2 ; |divider|A2~corein ; combout ;
; |divider|A3 ; |divider|A3~corein ; combout ;
; |divider|A4 ; |divider|A4~corein ; combout ;
+--------------------------------------+--------------------------------------+------------------+
+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage ;
+--------+------------+
+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
Info: Processing started: Fri Apr 14 12:17:39 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off divider -c divider
Info: Using vector source file "G:/quartus/divider.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock high time violation at 150000007.18 ns on register "|divider|inst13~clkctrl_SIM_57_CE_DFF"
Warning: Found clock high time violation at 150000007.99 ns on register "|divider|inst13~clkctrl_SIM_57_CE_DFF"
Warning: Found clock high time violation at 150000008.8 ns on register "|divider|inst13~clkctrl_SIM_57_CE_DFF"
Warning: Found clock high time violation at 150000009.93 ns on register "|divider|74175:inst|16"
Warning: Found clock high time violation at 150000009.93 ns on register "|divider|74175:inst|15"
Warning: Found clock high time violation at 150000009.93 ns on register "|divider|74175:inst|14"
Warning: Found clock high time violation at 150000009.93 ns on register "|divider|74175:inst|13"
Warning: Found clock high time violation at 150000009.94 ns on register "|divider|74161:inst2|f74161:sub|9"
Warning: Found clock high time violation at 150000009.94 ns on register "|divider|74161:inst2|f74161:sub|87"
Warning: Found clock high time violation at 150000009.94 ns on register "|divider|74161:inst2|f74161:sub|99"
Warning: Found clock high time violation at 150000009.94 ns on register "|divider|74161:inst2|f74161:sub|110"
Warning: Found clock high time violation at 150000010.79 ns on register "|divider|74175:inst|16"
Warning: Found clock high time violation at 150000010.79 ns on register "|divider|74175:inst|15"
Warning: Found clock high time violation at 150000010.79 ns on register "|divider|74175:inst|14"
Warning: Found clock high time violation at 150000010.79 ns on register "|divider|74175:inst|13"
Warning: Found clock high time violation at 150000010.79 ns on register "|divider|74161:inst2|f74161:sub|9"
Warning: Found clock high time violation at 150000010.79 ns on register "|divider|74161:inst2|f74161:sub|87"
Warning: Found clock high time violation at 150000010.79 ns on register "|divider|74161:inst2|f74161:sub|99"
Warning: Found clock high time violation at 150000010.79 ns on register "|divider|74161:inst2|f74161:sub|110"
Warning: Found clock high time violation at 150000012.3 ns on register "|divider|inst13~clkctrl_SIM_57_CE_DFF"
Warning: Found clock high time violation at 150000012.93 ns on register "|divider|inst13~clkctrl_SIM_57_CE_DFF"
Warning: Found clock high time violation at 150000014.91 ns on register "|divider|74175:inst|16"
Warning: Found clock high time violation at 150000014.91 ns on register "|divider|74175:inst|15"
Warning: Found clock high time violation at 150000014.91 ns on register "|divider|74175:inst|14"
Warning: Found clock high time violation at 150000014.91 ns on register "|divider|74175:inst|13"
Warning: Found clock high time violation at 150000014.91 ns on register "|divider|74161:inst2|f74161:sub|9"
Warning: Found clock high time violation at 150000014.91 ns on register "|divider|74161:inst2|f74161:sub|87"
Warning: Found clock high time violation at 150000014.91 ns on register "|divider|74161:inst2|f74161:sub|99"
Warning: Found clock high time violation at 150000014.91 ns on register "|divider|74161:inst2|f74161:sub|110"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is 55.17 %
Info: Number of transitions in simulation is 520
Info: Quartus II Simulator was successful. 0 errors, 29 warnings
Info: Peak virtual memory: 176 megabytes
Info: Processing ended: Fri Apr 14 12:17:40 2017
Info: Elapsed time: 00:00:01
Info: Total CPU time (on all processors): 00:00:00