Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

SystickDelay should support bigger ticks value #7

Open
Geobert opened this issue Sep 24, 2019 · 0 comments
Open

SystickDelay should support bigger ticks value #7

Geobert opened this issue Sep 24, 2019 · 0 comments

Comments

@Geobert
Copy link

Geobert commented Sep 24, 2019

There's an assert!(ticks < (1 << 24)); and on efr32fg1p, the freq is 26MHz in WS0 mode (and 40MHz in WS1 mode).

So when delaying for 1s, we got 26_000_000 ticks which trigger the assert.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant