Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

generate verilog file, not system verilog. #30

Open
yqdvan opened this issue Feb 1, 2024 · 2 comments
Open

generate verilog file, not system verilog. #30

yqdvan opened this issue Feb 1, 2024 · 2 comments

Comments

@yqdvan
Copy link

yqdvan commented Feb 1, 2024

Your code is very impressive, but could you please tell me how to generate Verilog files?

@amykyta3
Copy link
Member

amykyta3 commented Feb 2, 2024

The official PeakRDL project does not have any Verilog-2005 generators. However there are some community projects that may be able to suppport the older versions of the language. I noticed this one exists: https://github.com/hughjackson/PeakRDL-verilog

@yqdvan
Copy link
Author

yqdvan commented Feb 2, 2024 via email

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants